

3

A horizontal number line with four tick marks. Below the first tick mark is the number 4, below the second is 5, below the third is 6, and below the fourth is 7.

2

$A_0$	$A_1$	$A_2$	$\dots$	$A_{63}$
$B_0$	$B_1$	$B_2$	$\dots$	$B_{63}$
$C_0$	$C_1$	$C_2$	$\dots$	$C_{63}$
$D_0$	$D_1$	$D_2$	$\dots$	$D_{63}$
		$\vdots$		

040200

00443-0400 23F54560




FIG. 3

# HID2 register bit settings

Bit(s)	Name	Description
0	LSQE	Load/Store quantized enable (non-indexed format) 0 psq_l[u] and psq_st[u] instructions are illegal 1 psq_l[u] and psq_st[u] instructions can be used
1	WBE	Write buffer enable 0 write buffer is disabled 1 write buffer enabled to gather non-cacheable data
2	PSE	Paired singles enabled 0 paired singles instructions are illegal 1 paired singles instructions can be used
3	LCE	Locked cache enable 0 Cache is not partitioned - 32 kB of normal cache 1 Cache is partitioned - 16 kB of normal cache and 16 kB of locked cache available
4-7	DMAQL	DMA queue length (read only) the number of used queue positions in the DMA, from 0 (queue empty) to 15 (queue full)
8-31	-	Reserved

FIG. 4





FIG. 5




**FIG. 6**

**ps\_addx**

Paired Single Add

**ps\_add**      frD, frA, frB      (Rc = 0)


**ps\_add.**      frD, frA, frB      (Rc = 1)



**FIG. 7**

**000000000000**

```
ps_madds0.    frD,frA,frC,frB.  (Rc = 1)
```




$$\text{frD\_ps1} = \text{frA\_ps1} * \text{frC\_ps0} + \text{frB\_ps1}$$

FIG. 8

### Paired Single Multiply-Add Scalar Low

**ps\_madds1. frD,frA,frC,frB (Rc = 1)**



$$frD\_psl = frA\_psl * frC\_psl + frB\_psl$$

FIG. 9